|| (2002, Jan.). Filter basics: anti-aliasing. Maxim corporation, [Online] Available: http://www.maxim-ic.com/appnotes.cfm/appnote_number/928|
 T. Atachi, A. Ishinawa, A. Barlow, and K. Taksuka, “A 1.4 V switched-capacitor filter,” in Proc. IEEE Custom Integrated Circuits Conf., May 1990, pp. 8.2.1-8.2.4.
 P. E. Allen and D. R. Hoolberg, CMOS Analog Circuit Design. New York: Oxford, 2002.
 R. Castello, and P. R. Gray, “A high-performance micropower switched-capacitor filter,” IEEE J. Solid-State Circuits, vol. 20, pp. 1122-1132, Dec. 1985.
 W. K. Cheng, The Circuits and Filters Handbook. Boca Raton, Florida: CRC Press. 1995.
 V. S. L. Cheung, and H. C. Luong, Design of Low-Voltage CMOS Switched-Opamp Switched-Capacitor Systems. Boston, MA: Kluwer Academic Publishers, 2003.
 S. C. Fang and K. Suyama. (1992, Feb.). User's Manual for SWITCAP2 Version 1.11. Columbia Univ., New York. [Online]
 R. Gregorian, K. W. Martin, and G. C. Temes, “Switched-capacitor circuit design,” Proceedings of the IEEE, vol. 71, no. 8, pp. 941-966, Aug. 1983.
 R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1986.
 Q. Huang and W. Sansen, “Design techniques for improved capacitor area efficiency in switched-capacitor biquads,” IEEE Trans. Circuits Syst., vol. 34, pp.1590-1599, Dec. 1987.
 A. Hastings, Art of Analog Layout, Upper Saddle River, NJ: Prentice Hall, 2005.
 E. Iroaga and B. Murmann, “A 12-Bit 75-MS/s pipelined ADC using incomplete settling,” IEEE J. Solid-State Circuits, vol. 42, pp. 748-756, Apr. 2007.
 D. Johns, and K. Martin, Analog Integrated Circuit Design. New York: John Wiley & Sons, Inc. 1997.
 W. H. Ki and G. C. Temes, “Area-efficient gain- and offset-compensated very large time-constant biquads,” in Proc. IEEE ISCAS, May 1992, pp. 1187-1190.
 W. H. Ki and G. C. Temes, “Optimal capacitance assignment of switched-capacitor biquads,” IEEE Trans. Circuits Syst. I, vol. 42, pp. 334-342, June 1995.
 K. B. H. Khoo, “Programmable high-dynamic range sigma-delta A/O converters for multistandard fully-integrated RF receivers (CMOS),” EECS Department, University of California, Berkeley, Tech. Rep. No. UCB/ERL M98/75, Dec. 1998.
 C. C. Liu, “Design of a 100MHz 10bit analog to digital converter with pipeline architecture,” Master Thesis , Department of Electrical and Control Engineering, National Chiao Tung University, Taiwan, 2003.
 M. Liu. (2004, May). Non-linearity impacts on switched-capacitor filter design. Extron Electronics. [Online] Available: http://www.commsdesign.com/article/
 K. W. Moulding, J. R. Quartly, P. J. Rankin, R. S. Thompson, and G. A. Wilson, “Gyrator video filter IC with automatic tuning,” IEEE J. Solid-State Circuits, vol. 15, pp. 963-968, Dec. 1980.
 K. Martin, and A. Sedra, “Effects of the opamp finite gain and bandwidth on the performance of switched-capacitor filters,” IEEE Trams. Circuits Syst. II, vol. 28, pp. 822-829, Aug. 1981.
 B. Nauta and E. Seevinck, “Automatic tuning of quality factors for VHF CMOS filters,” in Proc. IEEE ISCAS, vol. 2, May 1990, pp. 1147-1150.
 K. W. H. Ng, V. S. L. Cheung, and H. C. Luong, “A 44-MHz wideband switched-capacitor bandpass filter using double-sampling pseudo-two-path techniques,” IEEE J. Solid-State Circuits, vol. 40, pp. 781-784 , Mar. 2005.
 B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001.
 F. Roozeboom, A. Kemmeren, J. Verhoeven, F. V. D. Heuvel, H. Kretschman and T. Fric. (2003). High-density, lowloss MOS decoupling capacitors integrated in a GSM power amplifier. Mat. Res. Soc. Symp. Proc. 783. [Online] Available: http://www.mrs.org/s_mrs/sec_subscribe.asp?CID=2617&DID=115817&action=detail
 S. Ray and B. S. Song, “A 13-b linear, 40-MS/s pipelined ADC with self-configured capacitor matching,” IEEE J. Solid-State Circuits, vol. 42, pp. 463- 474, Mar. 2007.
 S. T. Ryu, B. S. Song, and K. Bacrania, “A 10-bit 50-MS/s pipelined ADC with opamp current reuse,” IEEE J. Solid-State Circuits, vol. 42, pp. 475-485, Mar. 2007.
 R. Schaumann, Design of Analog Filters. New York: Oxford University Press, 2001.
 J. Silva-Martinez, J. Adut, and M. Rocha-Perez, “A 58 dB SNR 6th order broadband 10.7 MHz SC ladder filter,” in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2003, pp. 13-16.
 K. S. Tan and P. R. Gray, “Fully integrated analog filters using bipolar-JFET technology,” IEEE J. Solid-State Circuits, vol. 13, pp. 814-821, Dec. 1978.
 G. C. Temes, “Finite amplifier gain and bandwidth effect in switched-capacitor filters,” IEEE J. Solid-State Circuits, vol. 15, pp. 358-361, June 1980.
 J. T. Wu, Y. H. Chang, and K. L. Chang, “1.2-V CMOS switched-capacitor circuits,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1996, pp. 388-389.
 L. Wang and S. H. K. Embabi, “Low-voltage high-speed switched-capacitor circuits without voltage bootstrapper,” IEEE J. Solid-State Circuits, vol. 38, pp. 1411-1415, Aug. 2003.
 P. Y. Wu, V. S. L. Cheung, and H. C. Luong, “A 1-V 100-MS/s 8-bit CMOS switched-opamp pipelined ADC using loading-free architecture,” IEEE J. Solid-State Circuits, vol. 42, pp. 730-738, Apr. 2007.